Differential Reconfiguration Architecture suitable for a Holographic Memory

نویسندگان

  • Minoru Watanabe
  • Mototsugu Miyano
  • Fuminori Kobayashi
چکیده

Optically Reconfigurable Gate Arrays (ORGAs), by exploiting the large storage capacity of holographic memory, offer the possibility of providing a virtual gate count that is much larger than those of currently available VLSI circuits. In such cases, because circuits implemented on a gate array often must be changed with virtual circuits stored in a holographic memory, rapid reconfiguration is necessary to reduce the reconfiguration overhead. However, high-power lasers are required for ORGAs to realize short reconfiguration time because the diffraction efficiency of a holographic memory is not good. Therefore, realization of both rapid reconfiguration and low power consumption has been difficult. For that reason, we have introduced a differential reconfiguration architecture for ORGAs to increase the reconfiguration cycle frequency and to decrease its power consumption. This paper presents the advantage of a differential reconfiguration architecture that is suitable for ORGAs with a holographic memory. In addition, experimental results of a perfect optical differential reconfigurable system with an ODRGA-VLSI chip and holographic memory are presented.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Homodyne detection of holographic memory systems

We present a homodyne detection system implemented for a page-wise holographic memory architecture. Homodyne detection by holographic memory systems enables phase quadrature multiplexing (doubling address space), and lower exposure times (increasing read transfer rates). It also enables phase modulation, which improves signal-to-noise ratio (SNR) to further increase data capacity. We believe th...

متن کامل

Dynamic Reconfigurable Architecture Exploration based on Parameterized Reconfigurable Processor Model

In recent years, dynamic reconfigurable processor which can achieve reconfiguration with a few cycles is proposed. The fast reconfiguration makes run-time reconfiguration possible, and the run-time reconfiguration gives a new possibility to the dynamic reconfigurable processor, i.e. the dynamic reconfigurable processor can also execute partitioned independent subtasks with repeated reconfigurat...

متن کامل

CMOS Process Photodiode Memory

Demand for high-speed dynamic reconfiguration of a programmable device is increasing for raising the performance level of such devices. To support high-speed dynamic reconfiguration, optically reconfigurable gate arrays (ORGAs) have been developed. An ORGA consists of a holographic memory, a laser array, and an optically reconfigurable gate array VLSI. The holographic memory can store many conf...

متن کامل

Prototyping Platform for Dynamic Reconfiguration

In this paper, we present an architecture for demonstrating a dynamically reconfigurable system suitable for prototyping the possibilities that dynamic reconfiguration makes available. The developed platform utilizes a novel FPGA architecture in a way where dynamic reconfiguration can be prototyped with various methods and in a wide range of applications. In addition to the highly flexible dyna...

متن کامل

Block RAM - based architecture for real - time reconfiguration us -

Despite the advantages dynamic reconfiguration adds to a system, it only improves system performance if the execution time exceeds the configuration time. As a result, dynamic reconfiguration is only capable of improving the performance of quasi-static applications. In order to improve the performance of dynamic applications, researchers focus on improving the reconfiguration throughput. These ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006